## CERTIFICATE OF TRANSLATION

I, SHUSAKU YAMAMOTO, patent attorney of Fifteenth Floor, Crystal Tower, 1-2-27 Shiromi, Chuo-ku, Osaka 540-6015, Japan HEREBY CERTIFY that I am acquainted with the English and Japanese languages and that the attached English translation is a true English translation of what it purports to be, a translation of Japanese Laid-open Publication No. 60-156269, entitled "Direct-current to direct-current converter", laid-opened on August 16, 1985.

Additionally, I verify under penalty of perjury under the laws of the United States of America that the foregoing is true and correct.

Executed this // al day of June, 1998.

SHUSAKU YAMAMOTO

THIS PAGE BLANK (USF.)

Your Ref: 02445.037

Translation of Japanese Laid-Open Publication

Laid-Open Publication Number: 60-156269

Laid-Open Publication Date: August 16, 1985

Title of the Invention: Direct-current to direct-current

converter

Application Number: 59-11459

Filing Date: January 25, 1984

Inventor(s): Y. UEKI ET AL.

Applicant: Fujitsu, Ltd.

## Specification

Title of the Invention
 Direct-current to direct-current converter

#### 2. Claim

A direct-current to direct-current converter, in which a direct current flowing in a primary coil of a transformer is switched on or off to induce a voltage in a secondary coil of the transformer; and a rectifying element, a capacitor and a choke coil are connected in series to a closed loop including the secondary coil, and furthermore a circulating element is connected to a circulation path which bypasses the secondary coil and the rectifying element so as to provide an output voltage from both of two ends of the capacitor,

the direct-current to direct-current converter being characterized in that: the rectifying element and the circulating element are both a field effect transistor; the field effect transistors are driven by voltages having opposite phases to each other which are induced by another

Your Ref: 02445.037

secondary coil of the transformer so as to provide the conduction with directionality; and the direct-current to direct-current converter further comprises a comparator for comparing the output voltage with a constant value, and a gate voltage controlling transistor which is controlled by an output from the comparator and reduces the voltage applied between a gate and a source of each of the field effect transistors as the output voltage becomes lower than the constant value.

# 3. Detailed Description of the Invention Field of the Invention:

The present invention relates to a pulse width controlled-type direct-current to direct-current (DC-DC) converter including a circuit for suppressing an increase in the output voltage when the load is light.

# Prior Art and Problems thereof

Figure 1 shows an example of a conventional pulse width controlled-type DC-DC converter. A switching transistor TrO is connected in series with a primary coil N1 of a transformer T, and a DC voltage Vi is applied to the connected switching transistor TrO and primary coil N1. The transistor TrO is turned on or off in this state to cause an electric current to intermittently flow in the primary coil N1. The voltage induced to the secondary coil N2 (coil ratio of N1:N2=n:1) at this point is rectified by a rectifying diode D1, thus providing an output current IO. A comparator CMP1 compares an output voltage VO with a reference value E1 and applies the difference to a pulse (rectangular wave) generator PG, thereby generating a pulse P for driving a transistor Tr1. The pulse P turns the

Your Ref: 02445.037

equal to the reference value El (the duty ratio of the pulse P changes). Letters D3 represent a diode for a fly wheel, and forms a circulation path on the primary coil side together with a coil N3. In other words, when the transistor TrO is turned off, the electric current in the primary coil N1 is blocked, and an overvoltage tends to be generated at this point. However, since a voltage is generated in the coil N3 and causes a current having a polarity to charge a power supply Vi via Vi and D3, the generation of the overvoltage is prevented.

The current rectified by the diode D1 becomes an output current IO and also charges a capacitor C. charged current and the output current IO passing through the load flow to the coil N2 via a choke coil L. voltage induced in the secondary coil N2 has an opposite polarity (when the transistor TrO is off), the current stops flowing in the coil N2 and circulates via the diode D2 for a fly wheel instead. A choke current IL flowing in the coil L has a triangular waveform as shown in Figure 2(b). Letters Ton represent a period in which the transistor TrO is on. The current IL linearly increases during this period and linearly decreases during the off period The value of the above-mentioned load (output) current IO is approximately equal to the average value of the current IL.

The voltage VL generated in the coil L has a rectangular waveform in synchronization with the pulse P as shown in Figure 2(a). The voltage VL and the amplitude  $\Delta$ IL of the fluctuation of the current IL have the following

Your Ref: 02445.037

relationship where the input voltage to the transformer T is Vin, the forward voltage of the diode Dl is VF, and letters n, VO, L and Ton represent the elements described above:

 $VL = Vin \cdot 1/n - VP - VO \dots (1)$ 

 $\Delta IL=VL \cdot Ton/L$  ... (2)

Accordingly, when the load is large so as to realize  $I0 \ge \Delta IL/2$ , IL continuously flows, although fluctuating as shown in Figure 2(b). In contrast, when the load is small so as to realize  $I0 < \Delta IL/2$ , the choke current IL flows intermittently (a current is supplied from the capacitor C to the load while IL=0) as shown in Figure 2(c), and thus a problem occurs that the output voltage VO is increased by the voltage generated in the choke coil L.

There are two conventional methods to solve the problem. According to one of the two methods, the value of  $\Delta$ IL is reduced in order to maintain the relationship of However, in accordance with this method, the inductance of the coil L needs to be increased as can be appreciated from expression (2). Therefore, the outer dimension is enlarged and the production cost is increased. According to the other method, the value of IO is kept high in order to maintain the relationship expressed by the above-described inequality. For realizing this, it is necessary to connect a dummy resistor RD to the output terminal and send a part of a load current ID to the dummy Therefore, efficiency is lowered due to the resistor RD. ever-present power loss, and the reliability when the load

THIS PAGE BLANK (USP 10)

Your Ref: 02445.037

is heavy is reduced due to the heat generated at various elements of the converter.

Objective of the Invention:

The present invention has an objective of reducing the voltage VL applied to the choke coil when the load is light so as to prevent the intermittent flow of the choke current IL and thus to prevent an increase in the output voltage VO.

Structure of the Invention:

The present invention relates to a direct-current to direct-current converter, in which a direct current flowing in a primary coil of a transformer is switched on or off to induce a voltage in a secondary coil of the transformer; and a rectifying element, a capacitor and a choke coil are connected in series to a closed loop including the secondary coil, and furthermore a circulating element is connected to a circulation path which bypasses the secondary coil and the rectifying element so as to provide an output voltage from both of two ends of the capacitor,

the direct-current to direct-current converter being characterized in that: the rectifying element and the circulating element are both a field effect transistor; the field effect transistors are driven by voltages having opposite phases to each other which are induced by another secondary coil of the transformer so as to provide the conduction with directionality; and the direct-current to direct-current converter further comprises a comparator for comparing the output voltage with a constant value, and a gate voltage controlling transistor which is controlled by an output from the comparator and reduces the voltage

Your Ref: 02445.037

applied between a gate and a source of each of the field effect transistors as the output voltage becomes lower than the constant value. Hereinafter, the present invention will be described in detail with reference to the drawings.

Examples of the Invention:

Figure 3 is a circuit diagram illustrating an important part of an example of the present invention. Figure 3, identical elements previously discussed with respect to Figure 1 bear identical reference numerals, except that parts corresponding to D3, N3, PG, CMP and E1 in Figure 1 are omitted. This example is different from the example shown in Figure 1 in that the diodes D1 and D2 in Figure 1 are replaced with field effect transistors (FETs) Q1 and Q2, that the FETs Q1 and Q2 are switched on or off alternately by voltages (having an opposite polarity to N2) generated in coils N4 and N5 so as to provide a rectification function, and that the level (high or low) of the output voltage V0 is detected by the comparator CMP2 so as to control the conductivities of the FETs Q1 and Q2. Letters Trl and Tr2 represent transistors for controlling the conductivities of Q1 and Q2, and the transistors Trl and Tr2 are connected between gates and sources of Q1 and Letters R1 and R2 represent base resistors thereof. Q2.

In the transistors Trl and Tr2, collectors and emitters thereof are connected in parallel to the gates and sources of the FETs Ql and Q2. Accordingly, when the conductivities of the transistors Trl and Tr2 increase, the potentials applied between the gates and sources of the FETs Ql and Q2 decrease, resulting in reduction in the conductivities of the FETs Ql and Q2 (the resistances

Your Ref: 02445.037

increase). When the conductivities of the transistors Trl and Tr2 decrease, the converter operates in the opposite manner. When the transistors Trl and Tr2 are off, the FETs Ql and Q2 perform a perfect switching operation. When the output voltage V0 is higher than a constant value E2, the comparator CMP2 turns off both the transistors Trl and Tr2 so as to turn on or off the FETs Ql and Q2 in accordance with the voltages generated in the coils N4 and N5. This operation is similar to the operation conducted in the circuit shown in Figure 1 when the load is heavy and the diodes D1 and D2 are used in lieu of Q1 and Q2.

In contrast, when the output voltage VO is lower than the constant value E2, the comparator CMP2 applies a voltage corresponding to the difference to bases and emitters of the transistors Trl and Tr2 so as to cause an analog operation of the transistors Trl and Tr2. As a result, the voltages applied between the gates and sources of the FETs Q1 and Q2 decrease, and thus the FETs Q1 and Q2 conduct an analog operation. However, since the FETs Q1 and Q2 are completely turned off, such an analog operation does not affect the rectification function. resistance when the FETs Q1 and Q2 are turned on is higher than that during the switching operation, the voltage VDS between the drain and source is higher than that during the switching operation. The voltage VDS corresponds to the forward voltage VF of the diode D1 in Figure 1. Therefore, as can be appreciated from expression (1), when the voltage VDS increases, the voltage VL generated in the choke coil L decreases and thus the amplitude  $\Delta$ IL of the choke current IL decreases. Accordingly, even when the current IO is small due to the small load, the relationship of  $I0 \ge \Delta IL/2$ 

Your Ref: 02445.037

is easily maintained, so that an increase in the output voltage VD can be suppressed. When the FET Q1 performs an analog operation, the load is light and the current IO is small. Therefore, the total heat generation is small compared to the case of a conventional diode D1 which always has VF remaining when being on. In the case where MOSFETs are used as the FETs Q1 and Q2, the controlling range is about 5V, which is the voltage between the gate and source. In the case where bipolar transistors are used, the controlling range is reduced to only about 0.7V, which is the voltage between the base and emitter.

The FET Q2 is turned on or off oppositely to the FET Q1 and thus acts as a unidirectional element having the same polarity as that of the diode D2 in Figure 1. The conductivity of the FET Q2 is controlled by the transistor Tr2 in order to restrict the circulating current so as to prevent IL from becoming 0.

# Effect of the Invention

As described above, the present invention has an advantage of, in a DC-DC converter, restricting an increase in the output voltage when the load is light, without increasing the smoothing choke coil or connecting an extra dummy resistor on the load side.

# 4. Brief Description of the Drawings


Figure 1 is a circuit diagram illustrating an example of a conventional DC-DC converter, Figure 2 is an operational waveform diagram thereof, and Figure 3 is a circuit diagram illustrating an example according to the present invention.


Your Ref: 02445.037

In the figures, T is a transformer; N1 is a primary coil; TrO is a switching element; N2, N4 and N5 are secondary coils; Q1 is a FET for rectification; Q2 is a FET for circulation; Tr1 and Tr2 are transistors for controlling the gate voltage; C is a capacitor; L is a choke coil; and CMP2 is a comparator for detecting an output voltage.

Cはコンデンサ、しはチョークコイル、CMP i は出力電圧検出用コンパレータである。

出版人 富士 通 株 式 会 社 代理人寿理士 青 祭 社





## 98日本国特許庁(JP)

49特許出數公開

## 母 公 關 特 許 公 報 (A)

昭60 - 156269

Dint Cl. 4

量別記号

厅内整理番号

母公開 昭和60年(1985)8月16日

H 02 M 3/28

6957-5H

審査請求 未請求 発明の数 1 (全4頁)

母発明の名称 直流ー直流コンパータ

置 文

秒轉 顧 昭59-11459

母出 闡 昭59(1984)1月25日

砂条

川崎市中原区上小田中1015番地 富士通株式会社内

者 の出展人 富士通株式会社 川崎市中原区上小田中1015番地 富士通株式会社内

四代 選 人 弁理士 青 網 川崎市中原区上小田中1015番號

トランスの1次色線に流れる直旋電波をスイッ

1.発明の名称

直法・直接コンパーク

2.特許排水の範囲

ナングネ子でオン、オフさせることによりなトラ ンスの 2 次巻線に電圧を誘起させ、 さらに篠 2 次 を誰を含む国ループに整進量子、コンデンヤおよ びナロークコイルを直列に接続すると共に、終え 灰地株および整治量子を迂回する遺族路に遺法量 子を接続して終コンデンテの両端から出力電圧を 得るようにした直接一直波コンパータにおいて、 は技術者をおよび道波量子をいずれる電界効果 トランジスタとし、またこれらのトランジスタを 崩記トランスの後のま決心線に誘起される互いに 逆位桁の程圧で駆動するようにして導道に方向性 を待たせ、さらに前記出力電圧を一定値と比較す るコンパレータと、ロコンパレータの出力により 製御され、前記各電界効果トランジスクのゲート、 ソース間に加わる電圧を、提出力電圧が終一定値

より低くなるにつれて低下させるゲート電圧製御 用のトランジスタとを備えてなることを特徴とす る直接・直接コンパータ。

3. 発男の評解な説男

**公司の技術分野** 

本発明は、毎負責時の出力電圧上昇を弾圧する目 路を備えたパルス機制御型直接一直後(DC-D C) コンパータに関する。

後来技術と問題点

男! 図は従来のパルス幅制御型 D C - D Cコンパ ータの一例を示す。トランスTのし次砲線Niと 直列にスイッチング用のトランジスタで ro を接 統し、これらに直放電圧Viを印加する。そして トランジスタTェ。をオン、オフして【次を練り』 に断続的に包括を放し、そのときで次単限No (巻棟比はNi:Ni=n:1) に鉄起される電圧 を整度形がイオードDiで整度して出力電流!。 を得る。コンパレータCMPIは出力電圧Voを 盆埠艙8ょと比較し、その豊電圧をパルス(矩形 放) 発生酒PGに与えてトランジスタTェ」を駆

動するパルスPを発生させる。このパルスPは出 力電圧V。が高準値B」に等しくなるようにトラ ンジスタTr。をオンオフする(パルスPのデュ ーティが変化する)。D」はフライネイール用ダ イオードで、色酸N」と共に1次側の温度器を影 成する。即ち、トランジスタTr。がオコになる と1次色破N」の電波は断たれ、このとき過電圧 が発生しようとするが、これは色酸N」に電圧を 発生し、この電圧がVi、D」を違って電板Vi を充電する極性の電波を成し、これにより協過電 圧の数件を風止する。

ダイオードDIで整波された電波は出力電波IIの になると共にコンデンサCを充電し、そしてこの 充電電波及び食荷を迫った出力電波IIのはチョー クコイルしを経て毛線NIに成れるが、2次毛線 NIに誘起する電圧が逆帳性のとき(トランジス クTIOがオフのとき)電波は原毛線NIやを流れ なくなり、代ってフライホイール関ゲイオードDI を通して道波する。コイルしに流れるチョーク電 波1」は第2図(4のような三角波となる。Tonkt トランジステT F O のオン知識で、この別語に電 点 I L は高端的に増加し、逆にオフ別語 T e([ に 直線的に減少する。前述の負荷 (出力) 電表 I e はほどこの平均値である。

の関係にあるので、食荷が難く1。 と Δ I L / 2 であれば I L は第 2 頭回のように変動はするが遅続して流れる。しかし、食荷が軽く1。 < Δ I L / 2 であると同菌(4)のようにチャーク電放 I L は 振続し(I L = 0 の期間はコンデンチでから食荷に電波が供給される)、このためチャークしに発生する電圧で出力電圧 V 。 が上昇する開発を生ず

ð.

た明の目的

4. 希明は、軽負荷時にチャークコイルに加わる電圧 V 。 そ小さくすることでチャーク電視 I 」の断続を助止し、出力電圧 V 。の上昇を助止しようとするものである。

発射の構成

本を明は、トランスのし次心線に流れる直皮電流 をスイッチンが妻子でオン、オフさせることによ りはトランスの2次电線に電圧を終起させ、さら には 2 次単級を含む関ループに整進業子、コンデ ンサおよびチョークコイルを電列に接続すると共 に、第2次を検および整流素子を圧回する退決路 に選抜業子を铰続して辞コンデンテの両端から出 力電圧を得るようにした直復一直夜コンパータに おいて、慈養法案子および道波素子をいずれる電 思効器トランジスタとし、またこれらのトランジ スタを前配トランスの他の1次巻線に誘起される 互いに逆位相の電圧で窓動するようにして導進に 方向性を特たせ、さらに耐配出力電圧を一定値と 比較するコンパレータと、塩コンパレータの出力 により制御され、南妃各電界動果トランジスタの ゲート、ソース間に加わる電圧を、放出力電圧が は一定値より低しなるにつれて低下させるゲート 塩圧制御用のトランジスタとを値えてなることを 特徴とするが、以下國示の実施例を参照しながら これを詳細に投頭する。

#### 発明の実施例

第3回は本知明の一支施例を示す要のある。「との大型の一支施例を示すを作べて、 日本の一支施例を示すが付い、 ののでは、 ののでは

トランジスタTr: Tr: はそのコレクタ、 エミッタ間をPET Q: Q:のゲート、ソース間に並列接続したものであるから、トランジス タTr: Tr: の導道度が増せばPET Q:

これに対し出力電圧V・が一定値8;より低いと、コンパレータCMPはその差に応じた電圧をトランジスタTri. Trzのペース、エミッタ関に印加してこれらのトランジスタをアナログ動作させる。この結果、PBT Qi. Qiのオフログ動作する。但1、Qi のオフロを全に行なこれらのFBT Qi. Qi のオフロ完全に行な

P E Tを使用するともの制御販売はゲート、ソース問題圧の 5 V 程度の幅にすることができるが、これをパイポーラトランジスタにするとそのペース、エミッタ間電圧の約 0. 7 V にしかならず、制御販売が終くなる。

PBT Q・のオン、オフはFBT Q:と逆になり、これにより第1回のダイオードD:と同じ極性の単方向最子となる。このFBT Q:に対してもトランジスタT:2を設けてその神道皮を刺激しているのは選抜電波を刺激して!」がOになるのを防ぐためである。

#### 発明の効果

以上述べたように本発明によれば、DC-DCコンパータにおいて平滑度のチョークコイルを大きくせず、また負荷側に無駄なグミー医院を接続する必要もなく、軽負荷時の出力電圧の上昇を抑圧できる利点がある。


#### 4.図画の簡単な説明

第1関は従来のDC-DCコンパータの一例を示す回路図、第2関はその動作成形図、第3関は 本発明の一実施例を示す回路図である。


即中、アはトランス、Niは1次を稼、Tro はスイッチング条子、Ni Ni Ni に2次を 徐、Qiは整説用FET、Qiは選択用FET、 Tri 、Tro はゲート電圧制毎用トランジスタ、 Cはコンデンテ、レはチョークコイル、CMP: は出力電圧検出用コンパレータである。

出版人富士通线式会社作用人并推工者和


का । छ



邓 2 团



新 3 図



Your Ref: 02445.037

Translation of Japanese Laid-Open Publication

Laid-Open Publication Number: 60-156269

Laid-Open Publication Date: August 16, 1985

Title of the Invention: Direct-current to direct-current

converter

Application Number: 59-11459

Filing Date: January 25, 1984

Inventor(s): Y. UEKI ET AL.

Applicant: Fujitsu, Ltd.

يؤ المتد

## Specification

Title of the Invention
 Direct-current to direct-current converter

## 2. Claim

A direct-current to direct-current converter, in which a direct current flowing in a primary coil of a transformer is switched on or off to induce a voltage in a secondary coil of the transformer; and a rectifying element, a capacitor and a choke coil are connected in series to a closed loop including the secondary coil, and furthermore a circulating element is connected to a circulation path which bypasses the secondary coil and the rectifying element so as to provide an output voltage from both of two ends of the capacitor,

the direct-current to direct-current converter being characterized in that: the rectifying element and the circulating element are both a field effect transistor; the field effect transistors are driven by voltages having opposite phases to each other which are induced by another

Your Ref: 02445.037

secondary coil of the transformer so as to provide the conduction with directionality; and the direct-current to direct-current converter further comprises a comparator for comparing the output voltage with a constant value, and a gate voltage controlling transistor which is controlled by an output from the comparator and reduces the voltage applied between a gate and a source of each of the field effect transistors as the output voltage becomes lower than the constant value.

3. Detailed Description of the Invention Field of the Invention:

The present invention relates to a pulse width controlled-type direct-current to direct-current (DC-DC) converter including a circuit for suppressing an increase in the output voltage when the load is light.

41 3

Prior Art and Problems thereof

Figure 1 shows an example of a conventional pulse width controlled-type DC-DC converter. A switching transistor TrO is connected in series with a primary coil N1 of a transformer T, and a DC voltage Vi is applied to the connected switching transistor TrO and primary coil N1. The transistor TrO is turned on or off in this state to cause an electric current to intermittently flow in the primary coil N1. The voltage induced to the secondary coil N2 (coil ratio of N1:N2=n:1) at this point is rectified by a rectifying diode D1, thus providing an output current IO. A comparator CMP1 compares an output voltage VO with a reference value E1 and applies the difference to a pulse (rectangular wave) generator PG, thereby generating a pulse P for driving a transistor Tr1. The pulse P turns the

Your Ref: 02445.037

transistor TrO on or off so that the output voltage VO is equal to the reference value El (the duty ratio of the pulse P changes). Letters D3 represent a diode for a fly wheel, and forms a circulation path on the primary coil side together with a coil N3. In other words, when the transistor TrO is turned off, the electric current in the primary coil N1 is blocked, and an overvoltage tends to be generated at this point. However, since a voltage is generated in the coil N3 and causes a current having a polarity to charge a power supply Vi via Vi and D3, the generation of the overvoltage is prevented.

The current rectified by the diode D1 becomes output current IO and also charges a capacitor C. charged current and the output current IO passing through the load flow to the coil N2 via a choke coil L. voltage induced in the secondary coil N2 has an opposite polarity (when the transistor TrO is off), the current stops flowing in the coil N2 and circulates via the diode D2 for a fly wheel instead. A choke current IL flowing in the coil L has a triangular waveform as shown in Figure 2(b). Letters Ton represent a period in which the transistor TrO is on. The current IL linearly increases during this period and linearly decreases during the off period The value of the above-mentioned load (output) current IO is approximately equal to the average value of the current IL.

The voltage VL generated in the coil L has a rectangular waveform in synchronization with the pulse P as shown in Figure 2(a). The voltage VL and the amplitude  $\Delta$ IL of the fluctuation of the current IL have the following

Your Ref: 02445.037

relationship where the input voltage to the transformer T is Vin, the forward voltage of the diode Dl is VF, and letters n, VO, L and Ton represent the elements described above:

 $VL = Vin \cdot 1/n - VP - VO \dots (1)$ 

 $\Delta IL=VL\cdot Ton/L$  ... (2)

Accordingly, when the load is large so as to realize  $I0 \ge \Delta IL/2$ , IL continuously flows, although fluctuating as shown in Figure 2(b). In contrast, when the load is small so as to realize  $I0 < \Delta IL/2$ , the choke current IL flows intermittently (a current is supplied from the capacitor C to the load while IL=0) as shown in Figure 2(c), and thus a problem occurs that the output voltage VO is increased by the voltage generated in the choke coil L.

There are two conventional methods to solve the problem. According to one of the two methods, the value of AIL is reduced in order to maintain the relationship of IO≥∆IL/2. However, in accordance with this method, the inductance of the coil L needs to be increased as can be appreciated from expression (2). Therefore, the outer dimension is enlarged and the production cost is increased. According to the other method, the value of IO is kept high in order to maintain the relationship expressed by the above-described inequality. For realizing this, it is necessary to connect a dummy resistor RD to the output terminal and send a part of a load current ID to the dummy resistor RD. Therefore, efficiency is lowered due to the ever-present power loss, and the reliability when the load

THIS PAGE BLANK (USP16,

Your Ref: 02445.037

is heavy is reduced due to the heat generated at various elements of the converter.

Objective of the Invention:

The present invention has an objective of reducing the voltage VL applied to the choke coil when the load is light so as to prevent the intermittent flow of the choke current IL and thus to prevent an increase in the output voltage VO.

4. 4

Structure of the Invention:

The present invention relates to a direct-current to direct-current converter, in which a direct current flowing in a primary coil of a transformer is switched on or off to induce a voltage in a secondary coil of the transformer; and a rectifying element, a capacitor and a choke coil are connected in series to a closed loop including the secondary coil, and furthermore a circulating element is connected to a circulation path which bypasses the secondary coil and the rectifying element so as to provide an output voltage from both of two ends of the capacitor,

the direct-current to direct-current converter being characterized in that: the rectifying element and the circulating element are both a field effect transistor; the field effect transistors are driven by voltages having opposite phases to each other which are induced by another secondary coil of the transformer so as to provide the conduction with directionality; and the direct-current to direct-current converter further comprises a comparator for comparing the output voltage with a constant value, and a gate voltage controlling transistor which is controlled by an output from the comparator and reduces the voltage

## SHUSAKU YAMAMOTO

Your Ref: 02445.037

applied between a gate and a source of each of the field effect transistors as the output voltage becomes lower than the constant value. Hereinafter, the present invention will be described in detail with reference to the drawings.

Examples of the Invention:

Figure 3 is a circuit diagram illustrating an important part of an example of the present invention. In Figure 3, identical elements previously discussed with respect to Figure 1 bear identical reference numerals, except that parts corresponding to D3, N3, PG, CMP and El\*1 } in Figure 1 are omitted. This example is different from the example shown in Figure 1 in that the diodes D1 and D2 in Figure 1 are replaced with field effect transistors (FETs) Q1 and Q2, that the FETs Q1 and Q2 are switched on or off alternately by voltages (having an opposite polarity to N2) generated in coils N4 and N5 so as to provide a rectification function, and that the level (high or low) of the output voltage V0 is detected by the comparator CMP2 so as to control the conductivities of the FETs Ql and Q2. Letters Trl and Tr2 represent transistors for controlling the conductivities of Q1 and Q2, and the transistors Tr1 and Tr2 are connected between gates and sources of Q1 and Q2. Letters R1 and R2 represent base resistors thereof.

In the transistors Trl and Tr2, collectors and emitters thereof are connected in parallel to the gates and sources of the FETs Ql and Q2. Accordingly, when the conductivities of the transistors Trl and Tr2 increase, the potentials applied between the gates and sources of the FETs Ql and Q2 decrease, resulting in reduction in the conductivities of the FETs Ql and Q2 (the resistances

## SHUSAKU YAMAMOTO

Your Ref: 02445.037

increase). When the conductivities of the transistors Trl and Tr2 decrease, the converter operates in the opposite manner. When the transistors Trl and Tr2 are off, the FETs Ql and Q2 perform a perfect switching operation. When the output voltage V0 is higher than a constant value E2, the comparator CMP2 turns off both the transistors Trl and Tr2 so as to turn on or off the FETs Ql and Q2 in accordance with the voltages generated in the coils N4 and N5. This operation is similar to the operation conducted in the circuit shown in Figure 1 when the load is heavy and the diodes Dl and D2 are used in lieu of Q1 and Q2.

In contrast, when the output voltage VO is lower than the constant value E2, the comparator CMP2 applies a voltage corresponding to the difference to bases and emitters of the transistors Trl and Tr2 so as to cause an analog operation of the transistors Trl and Tr2. result, the voltages applied between the gates and sources of the FETs Q1 and Q2 decrease, and thus the FETs Q1 and Q2 conduct an analog operation. However, since the FETs Q1 and Q2 are completely turned off, such an analog operation does not affect the rectification function. Since the resistance when the FETs Q1 and Q2 are turned on is higher than that during the switching operation, the voltage VDS between the drain and source is higher than that during the switching operation. The voltage VDS corresponds to the forward voltage VF of the diode D1 in Figure 1. as can be appreciated from expression (1), when the voltage VDS increases, the voltage VL generated in the choke coil L decreases and thus the amplitude  $\Delta$ IL of the choke current IL decreases. Accordingly, even when the current IO is small due to the small load, the relationship of  $I0 \ge \Delta IL/2$ 

### SHUSAKU YAMAMOTO

Your Ref: 02445.037

is easily maintained, so that an increase in the output voltage VD can be suppressed. When the FET Q1 performs an analog operation, the load is light and the current IO is small. Therefore, the total heat generation is small compared to the case of a conventional diode D1 which always has VF remaining when being on. In the case where MOSFETs are used as the FETs Q1 and Q2, the controlling range is about 5V, which is the voltage between the gate and source. In the case where bipolar transistors are used, the controlling range is reduced to only about 0.7V, which is the voltage between the base and emitter.

The FET Q2 is turned on or off oppositely to the FET Q1 and thus acts as a unidirectional element having the same polarity as that of the diode D2 in Figure 1. The conductivity of the FET Q2 is controlled by the transistor Tr2 in order to restrict the circulating current so as to prevent IL from becoming 0.

### Effect of the Invention

As described above, the present invention has an advantage of, in a DC-DC converter, restricting an increase in the output voltage when the load is light, without increasing the smoothing choke coil or connecting an extra dummy resistor on the load side.

## Brief Description of the Drawings

Figure 1 is a circuit diagram illustrating an example of a conventional DC-DC converter, Figure 2 is an operational waveform diagram thereof, and Figure 3 is a circuit diagram illustrating an example according to the present invention.


## SHUSAKU YAMAMOTO


Your Ref: 02445.037

In the figures, T is a transformer; Nl is a primary coil; TrO is a switching element; N2, N4 and N5 are secondary coils; Ql is a FET for rectification; Q2 is a FET for circulation; Trl and Tr2 are transistors for controlling the gate voltage; C is a capacitor; L is a choke coil; and CMP2 is a comparator for detecting an output voltage.

44

Cはコンデンサ、レはチョークコイル、CMPi は出力包圧検出用コンパレータである。





98 日本国特許庁(JP)

**⑩特許出願公開** 

## 母公開特許公報(A)

昭60-156269

Mint Ci.

識別記号

厅内登理者号

**②公别** 昭和60年(1985)8月16日

H 02 M 3/28

6957-5H

零査請求 未請求 発明の数 1 (全4頁)

母発明の名称

直茂ー直茂コンパータ

②特 ■ 昭59-11459

職 昭59(1984)1月25日

伊発 明 者

文

川崎市中原区上小田中1015番地 富士通株式会社内

母 発 明 富士通株式会社 川崎市中原区上小田中1015番地 富士通株式会社内

川崎市中原区上小田中1015番地

四代 理 人 弁理士 青 網

ۇ دى

#### 1. 発男の名称

直接・直接コンパータ

#### 2. 特許経束の範囲

トランスの1次を確に流れる直接電池をスイッ チングネ子でオン、オフさせることにより貸トラ ンスの1次巻線に電圧を誘起させ、さらに終2次 を欲を含む団ループに整度最子、コンデンテおよ びチャークコイルを直列に接続すると共に、旅る 次地域および整治量子を迂闊する環境時に高速量 子を接続して諡コンデンキの養績から出力電圧を 得るようにした資道・直流コンパータにおいて、

以後後期子由よび選進最子をいずれら電界効果 トランジスタとし、またこれらのトランジスタモ **自記トランスの他の1次毛線に頂起される互いに** 逆位柄の電圧で駆動するようにして導道に方向性 を持たせ、さらに前脳出力電圧を一定値と比較す るコンパレータと、篠コンパレータの出力により 製御され、前記各電影効果トランジスタのゲート、 ソース間に加わる電圧を、篠出力電圧が修一定値

よりほくなるにつれて低下させるゲート電圧制御 用のトランジスタとを増えてなることを特徴とす る直接・直接コンパータ。

#### 1.発明の許無な説明

発明の技術分野

本発明は、軽負荷等の出力電圧上昇を抑圧する目 器を備えたパルス機制御型直成一直後(DC-D C) コンパータに関する。

#### 设金铁石人物层点

第1回は従来のバルス艦製御型DC-DCコンベ ータの一例を示す。トランスTの【灰色珠Niと 直列にスイッチング用のトランジスタでで0 を接 減し、これらに直放電圧VIを印加する。そして トランジスタTェ。モオン、オフしてし次を放Nュ に新統的に電波を放し、そのときで次色機ドッ (単級比はN::Ni=n:1) に鉄起される電圧 を整数形がイオードD · で整度して出力電流 l · を得る。コンパレータCMPiは出力電圧Voを 基準値セッと比較し、その登電圧をパルス(矩形

誰) 松生酒PGに与えてトランジステア፣: モ塩

#### **特別可60-156269 (2)**

動するペルスPを発生させる。このパルスPは出 力電圧V。が高準値B」に等しくなるようにトラ ンジスタTr。モオンオフする(パルスPのデュ ーティが変化する)。D:はフライュイール用ダ イオードで、色観N」と表に「次個の選択器を形 成する。即ち、トランジスタTr。がオフになる と「次色線N」の電波は振たれ、このとき過電圧 が発生しようとするが、これは色線N」に電圧を 発生し、この電圧がVi、D」を通って電線VI を充電性の電板を設し、これによりは過程 圧の発生を配止する。

タイオードD・で整弦された電波は出力電波!・ になると共にコンデンチCを変電し、そしてこの 充電電放及び食荷を辿った出力電波!・はチェー クコイルしを経て毛線N・に変れるが、2次毛線 N・に続起する電圧が逆帳性のとき(トランジス タTroがボフのとき)電波はほ毛線N・を抜れ なくなり、にってフライネイール用ダイオードD・ を通して返波する。コイルしに変れるチェーク電 波1 L は第2回(Mののような三角波となる。Tent トランジステT r o のオン部間で、この期間に電 成 l L は高端的に地加し、逆にオフ期間下 eff に 直線的に減少する。製造の負荷(出力)電表 l e はほとこの平均値である。

ところで、コイルしに発生する電圧 V」は男 2 圏似に示す如くパルスPに問題した姫形被となり、 輝 V」と、電波 J」の変動分の製幅 A J」は、ト ランス T の入力電圧 モ V Io、 ディオード D I の順 方向電圧 モ V P、 O、 V O、 L、 T OR は音話の違 りとして、

の関係にあるので、食物が重く1。 と Δ 1 L / 2 であれば「L は第2回回のように変動はするが遅続して使れる。しかし、食物が軽く1。 < Δ 1 L / 2 であると同四回のようにチャーク電性 L L は 順続し(I L ー 6 の期間はコンデンチ C から食所に電波が供給される)、このためチャークしに発生する電圧で出力電圧 V。 か上昇する間距を生ず

## A

۵.

従来せこの点を解決するたりに2つの気候を解け するために2つの関係を改するたりとする方法を でいることのでは1。をもつくしようとする方法を である。しかしなからこの方法をが大きる。 かなようにコイルレのインダクタシスを かなようないので、外形寸法が大きくなり ではならないので、外形寸のが大きな上記の不 高価係を競行する。他の方法は上記の不 の関係を表行するために1。のには大方傾になる のである。ここに負荷を とするものである。ここに負荷を とするものである。ここに負荷を とするものである。 とする。

---

本発明は、任食病時にチャークコイルに加わる電  $\mathbb{E} \ V_L$  そ小さくすることでチャーク 電位  $I_L$  の断 終年初止し、出力電圧 V ・の上界を防止しようと するものである。

感明の構成

本先男は、トランスのし次老線に使れる直接電波 モスイッチング番子でオン、オフさせることによ り抜トランスの 2 次巻銀に電圧を誘起させ、 さら に放え次を被を含む網ループに整体条子。コンデ ンテおよびチャークコイルを直列に接続すると共 に、放り衣も抜および整後素子を圧鬱する選出時 に選抜金子を後続して韓コンデンチの舞橋から出 力電圧を得るようにした変数一変変コンパータに おいて、反复波素子および道波素子をいずれら覧 要動展トランジスタとし、またこれらのトランジ スタを育記トランスの他の1次毛技に誘起される 買いに逆位相の電圧で駆動するようにして導達に 方向性を持たせ、さらに耐配出力電圧を一定値と 比較するコンパレータと、ロコンパレークの出力 により制御され、僧妃各電界効果トランジスタの ゲート、ソース間に加わる電圧を、採出力電圧が は一定値より低しなるにつれて低下させるゲート 延圧制御序のトランジスタとを値えてなることを 仲板とするが、以下四末の実施例を参照しながら

これを酵母に及男する。

40 3

#### 発明の実施例

第1回は本発明の一貫強利を示す要の国際で、 第1回と同のDa、Na、PC、CMP、Eに 相当を動分には同一件PC、CMP、Eに 相当を動分には同一件PC、CMP、Eに 相当を動分になる。本件の1回。 なるまましてある。本件の1回。 なるままである。本件の1回。 なるままである。本件の1回。 なるままである。本件の1回。 ではままないが、1回。 ではないが、1回。 ではままないが、1回。 ではまないが、1回。 ではないが、1回。 ではまないが、1回。 ではないが、1回。 では

トランジスク下 r j . T r z はそのコレクタ、エミック間をPET 。Q i . Q i のゲート、ソース間に並列機械したものであるから、トランジスク下 r j . T r z の構造度が増せばPET 。Q i .

これに対し出力電圧Vョが一定値Bェより低いと、コンパレーテCMPはその世に応じた電圧をトランジステTェ」、Tェュのベース、エミッテ副に印図してこれらのトランジステキログラートでせる。この結果、FBT ロー、ロッもアナログ動作する。但したアBT ロー、ロッもアナログ動作する。但にたちのFBT ロー、ロッのオフは完全に行

アE丁を使用するとその制御仮列はゲート、ソース間電圧の5 Y程度の値にすることができるが、これをベイボーラトランジスタにするとそのペース、エミッタ間電圧の約0.7 Yにしかならず、制御仮団が狭くなる。

PBT Q・のオン、オフはFBT Q・と还になり、これにより第1回のダイオードD・と同じ版性の最方向最子となる。このFBT Q・に対してもトランジスクT・2を設けてその帰退民を製御しているのは選択電流を製策して!」が0になるのを防ぐためである。

#### 空間の動長

以上述べたように本発明によれば、DC~DCコンパータにおいて平橋周のチョークコイルを大きくせず、また負荷側に無駄ながで一匹抗を接続する必要もなく、毎負荷時の出力電圧の上昇を押圧できる利点がある。

#### 4. 図石の商品な投票

第1間は従来のDC-DCコンパータの一例を 示す回路回、第2回はその動作波形図、第3回は 本発明の一実施術を示す四路回である。

即中、アはトランス、Niは1次を確、Tro はスイッチング条子、Ni、Ni、Niは2次を 株、Qiは質波向アET、Qiは温波用アET、 Tri、Tr2 はゲート電圧制御用トランジスタ、


Cはコンデンサ、しはチョークコイル、CMP:は出力電圧被出用コンパレータである。

出 類 人 宮 士 道 株 式 会 社 代取人弁理士 客 額 姓


44

1


का । छा



郑 2 团



**新 3 团** 



## CERTIFICATE OF TRANSLATION

I, SHUSAKU YAMAMOTO, patent attorney of Fifteenth Floor, Crystal Tower, 1-2-27 Shiromi, Chuo-ku, Osaka 540-6015, Japan HEREBY CERTIFY that I am acquainted with the English and Japanese languages and that the attached English translation is a true English translation of what it purports to be, a translation of Japanese Laid-open Publication No. 60-156269, entitled "Direct-current to direct-current converter", laid-opened on August 16, 1985.

Additionally, I verify under penalty of perjury under the laws of the United States of America that the foregoing is true and correct.

Executed this // al day of June, 1998.

SHUSAKU YAMAMOTO

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## BEZL VAVILABLE IMAGES

☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
☐ FINES OB WARKS ON ORIGINAL DOCUMENT
☐ CBVX SCVTE DOCUMENTS
COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ SKEMED\SI'VALED IMVCES
BEURRED OR ILLEGIBLE TEXT OR DRAWING
☐ EADED TEXT OR DRAWING
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ BIYCK BOKDEKS
Defects in the images include but are not limited to the items checked:
Defective images within this document are accurate representations of the original documents submitted by the applicant.

the IFW Image Problem Mailbox.

IMAGES ARE BEST AVAILABLE COPY.

The IFW Image Problem Mailbox.

☐ OTHER: